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Constraint satisfaction problems are ubiquitous in many domains. They are typically solved
using conventional digital computing architectures that do not reﬂect the distributed nature of
many of these problems, and are thus ill-suited for solving them. Here we present a parallel
analogue/digital hardware architecture speciﬁcally designed to solve such problems. We cast
constraint satisfaction problems as networks of stereotyped nodes that communicate using
digital pulses, or events. Each node contains an oscillator implemented using analogue
circuits. The non-repeating phase relations among the oscillators drive the exploration of the
solution space. We show that this hardware architecture can yield state-of-the-art perfor-
mance on random SAT problems under reasonable assumptions on the implementation. We
present measurements from a prototype electronic chip to demonstrate that a physical
implementation of the proposed architecture is robust to practical non-idealities and to
validate the theory proposed.
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C
onstraint satisfaction problems (CSPs) are a fundamental
class of problems in computer science with wide
applicability in areas such as channel coding1, circuit
optimization2 and scheduling3. Algorithms for solving CSPs are
typically run on classical von Neumann computing platforms that
were not explicitly designed for these types of problems. This
paper addresses the question: how can we implement a more
efﬁcient computing substrate whose architecture and dynamics
better reﬂect the distributed nature of CSPs?
Many dynamical systems that have been proposed for solving
CSPs violate the ‘physical implementability’ condition4–6.
Non-physicality arises from the use of variables that can grow
without bounds as the system is searching for solutions. On the
other hand, there is a long, well-established tradition of studying
physically realizable dynamical systems, for example, in the form
of artiﬁcial neural networks, to solve CSPs or ‘best-match
problems’7,8. Early attempts in this ﬁeld used attractor networks,
such as Hopﬁeld networks9, to solve NP hard (non-deterministic
polynomial-time hard) problems such as the travelling salesman
problem10,11. These attractor networks, however, would often get
stuck at locally optimal solutions. To overcome this problem,
stochastic mechanisms were proposed12,13, which require explicit
sources of noise to force the network to continuously explore the
solution space. While noise is an inextricable part of any physical
system, dynamically controlling its power to balance ‘exploratory’
versus ‘greedy’ search, or to move the network from an
exploratory phase to a greedy one according to an annealing
schedule, is not a trivial operation and puts an additional overhead
on the physical implementation.
Here we present a mixed analogue/digital hardware
architecture whose dynamics execute an efﬁcient search for CSP
solutions without the need for external sources of noise. For this
reason, the architecture can be easily and efﬁciently implemented
using complementary metal-oxide semiconductor very-large-
scale integration (VLSI) electronic circuits. In the proposed
architecture, each variable in a CSP is represented by a node
consisting of an analogue oscillator and a state-holding
asynchronous digital circuit. To achieve robust and scalable
computation, the nodes communicate using digital pulses, or
events. This combination of analogue and digital circuits running
in a hybrid continuous/event-driven mode avoids many of the
problems that affect pure analogue VLSI systems such as
susceptibility to noise, degradation of analogue signals during
storage and communication, and signal restoration/refresh issues.
Since the oscillators are realized using analogue circuit, when
fabricated, they exhibit incommensurable natural frequencies,
that is, frequencies that are not rational multiples of each other.
Our architecture relies on the non-repeating phase relations
among these incommensurable analogue oscillators to drive
the search for optimal solutions, rather than making use of
external sources of noise or relying on random ﬂuctuations.
We show that the architecture naturally reproduces the dynamics
of stochastic local search (SLS) algorithms. These algorithms
are typically incomplete, that is, they cannot prove that a
solution does not exist for unsatisﬁable problems. Our main
contributions are a physical architecture with novel dynamics for
solving CSPs, together with massively parallel reformulations
of well-established CSP algorithms so that they can be
efﬁciently instantiated on the proposed architecture. We present
results from an implementation of this architecture on a
prototype VLSI chip. Our results expose a surprising relation
between the dynamics of coupled multi-stable oscillators and
the search for CSP solutions and highlight a novel mode of
distributed, parallel, mixed analogue/digital computation that
can form the basis of various hardware/physical systems for
solving CSPs.
Results
Description of the architecture. The proposed event-based
architecture for solving CSPs employs a network of nodes that
communicate via digital events. A node is shown schematically in
Fig. 1a. Each node has N externally accessible input ports, one
internal input port, M output ports and one dummy output port.
The analogue oscillator in the node generates a continuous
stream of digital events that are sent to the node’s internal port:
‘in.0’. The digital logic in the node has an internal state s, which
can take one of Q possible values. On the arrival of an event on
any of the input ports, the node’s digital logic evaluates the index
of the output port to which it should send the event based on the
index of the triggered input port and on the current state of the
digital logic; it updates its internal state; and it transmits the event
via the output port selected (Fig. 1b). Selection of the ‘dummy’
output port ‘out.0’ is equivalent to suppressing the event. The
digital logic is fully described by the event routing function g and
the state update function f, which are both deterministic.
Given their analogue nature, the natural frequencies of the
oscillators in the different nodes are not rational multiples of each
other. Due to fabrication-induced mismatch, different oscillators
realized on a VLSI chip will have incommensurable natural fre-
quencies. It is important that coupling between these physical
oscillators be kept at a minimum so as to minimize the chance of
phase locking.
For solving CSPs, a subset of the nodes in the network will
represent the actual problem variables, while others will represent
helper variables that encode other problem-relevant quantities
(for example, whether a constraint is satisﬁed or not). The value
of a variable/node at a point in time is the index of the output
port on which the node emitted its last event. Thus, a variable/
node with M output ports can have M possible values. The output
port of one node can connect to the input ports of one or more
nodes and one input port can receive events from multiple output
ports. One output port cannot be connected to multiple input
ports on the same node. In the following sections, we describe
how to connect nodes/variables together and how to deﬁne the
nodes/variables behaviour (the f and g functions) so as to solve a
number of hard CSPs. The procedure to map a CSP to this
distributed architecture depends on the type of the CSP but in
general, the mapping is done so that the distributed and parallel
dynamics of the network of nodes tries to put the problem
variables/nodes in a state where their outputs satisfy all the
constraints.
Figures 1c and 1d show the deﬁnition and illustrate the
behaviour of an example node that has two input ports, two
output ports and two possible internal states (N¼M¼Q¼ 2).
The state of the example node/variable is the index of the last
external event it received and the node/variable advertises its state
by generating an event on one of the output ports when it receives
an event on the internal port ‘in.0’ as shown in Fig. 1c (we refer to
this as ‘updating’). Assume this example node is the target node
receiving events from multiple sources nodes. Since it is only the
last received event that determines the value advertised by an
updating node, the phase relations between the analogue
oscillators in the network determine which of the source nodes
generates the decisive event that determines the event generated
by the target node. This would be the source node that updated
just before the target node updates. The phase relations are
continuously changing in an aperiodic manner since the
oscillation frequencies are incommensurable. The shifting phase
relations thus continuously change which source node manages
to inﬂuence the output events of the target node.
For the node described in Fig. 1c, assume N1 nodes with
frequencies f 11 ; f
1
2 ; . . . ; f
1
N1 are sending events to its ‘in.1’ port and
N2 nodes with frequencies f 21 ; f
2
2 ; . . . ; f
2
N2 are sending events to its
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‘in.2’ port, the fraction of 1 events generated by the target node
converges to
PN1
i¼1 f
1
i =ð
PN1
i¼1 f
1
i þ
PN2
j¼1 f
2
j Þ if observed for a long
enough time. Assuming the differences in oscillator frequencies of
the source nodes are small, the latter expression can be written as
N1
N1 þN2. Thus, the more nodes that try to force a target node to a
particular value, the more likely the target node is to output that
value, yet there is always a chance that even a single source node
that is in conﬂict with the majority will update just before the
target node updates, thereby causing the target node to go against
the majority inﬂuence. As we will show in the next sections, this
behaviour can be exploited to allow the network to escape from
local minima where ﬂipping a single variable/node may increase
the number of violated constraints. However, a node will never
take a value that is in conﬂict with all incoming inﬂuences which
is why the globally optimal state is stable. We show that this
mostly greedy, but sometimes exploratory, behaviour can be
exploited to efﬁciently solve a variety of hard CSPs.
In contrast to simulated annealing, there is no temperature
parameter that balances the greedy versus the exploratory
aspect of the network behaviour. The exploration of the solution
space is not noise driven but, rather, it is driven by the
continuously changing, non-repeating order of event generation.
This has the advantage that no cooling schedule is needed
and there is no artiﬁcial separation between an exploratory
(high temperature) phase and a greedy (low temperature) phase.
This enables the problem to be dynamically changed and new
constraints added without having to restart any cooling schedule.
Due to the incommensurable oscillation frequencies, the network
trajectory is aperiodic, so the system does not get stuck in
loops. One disadvantage, however, of using deterministic
incommensurable oscillators to drive the search is that we
cannot derive probabilistic convergence results as in simulated
annealing.
Boolean satisﬁability problems. Let X¼ {x1,y,xN} be a set of
Boolean variables. A literal is either a variable or its negation. The
solution to a Boolean satisﬁability or K-SAT problem is the
variable assignment that satisﬁes the logical expression involving
the variables of X:
c1 ^ c2 ^    ^ cm ¼ True; ð1Þ
where the clause ci is the disjunction of K literals. K-SAT for KZ3
is NP complete14.
A highly efﬁcient algorithm for solving random SAT problems
is the probSAT algorithm15, winner of the parallel random track
of the 2014 satcompetition16. probSAT iteratively modiﬁes a
variable assignment by choosing a random unfulﬁlled clause cu
and changing the assignment of (‘ﬂipping’) a random variable xf
in cu, thereby fulﬁlling cu. The choice xf is governed by a heuristic
function f(m,b), where m (the ‘make’ heuristic) is the number of
clauses that are newly fulﬁlled when xf is ﬂipped and b (the ‘break’
heuristic) is the number of clauses that are newly unfulﬁlled when
xf is ﬂipped. The heuristic function is renormalized into a
probability over the available choices and xf is chosen according
to these probabilities. The heuristic function f(m,b) can take
several different forms. In our benchmarks, we use the
particularly effective ‘exponential’ form:
f ðm; bÞ ¼ x
m
yb
; ð2Þ
where x and y are parameters. If no solution is found after nmax
ﬂips, all variables are set to new random values, that is, the
algorithm is restarted.
We consider K-SAT for KA{3,4,5}. We map the probSAT
algorithm with only the ‘break’ heuristic to our architecture using
two types of nodes: nodes representing variables and nodes
representing constraints/clauses. Each variable node has two
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Figure 1 | Building blocks of the proposed architecture (a) General form of the computational unit in our architecture. This computational unit, or node,
is composed of asynchronous state-holding digital logic, and an analogue oscillator that generates a stream of events. The digital logic is event driven
and changes its internal state in response to events on its input ports ‘in.0’ to ‘in.N’. The node can generate an event on one of the output ports in response
to input events. (b) Formal description of a node. On an input event on port ‘in.i’, the digital logic evaluates the index of the output port r, updates its
state s and generates an event on output port ‘out.r’ in that order according to the functions f and g. Events from the internal oscillator always arrive on the
‘in.0’ port. An output event on the ‘out.0’ port is discarded, that is, the node does not generate an output event if r¼0. (c) Deﬁnition of the f and g functions
for an example binary node with two internal states, two input ports and two output ports (N¼M¼Q¼ 2). (d) Simulation of the example node showing its
input and output event streams. The node generate an output event for each event from the periodic internal oscillator. The output events reﬂect the
identity of the last input event the node received.
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states. It updates and advertises its state (by generating an event
on one of its two output ports) whenever it receives an event from
a clause node. In addition, it advertises its state whenever it
receives an event from the internal oscillator.
Figure 2 shows a sample 3-SAT network. When the clause
node receives a break event (event arriving on one of its break
input ports, one corresponding to each variable), it increments
the corresponding break counter. On events from the internal
oscillator, a clause node evaluates what state the connected
variables have last advertised. If there is no variable in a fulﬁlling
state, the clause node sends an event to ﬂip the variable with the
smallest associated ‘break’ count and sends a ‘break’ event to
every clause node in which this variable appears with the opposite
polarity to indicate that the ﬂipped variable is the only variable
keeping the constraint fulﬁlled. If there is exactly one fulﬁlling
variable, the clause node only sends a ‘break’ event for that
variable; every rth ‘break’ event is skipped and not sent where r is
a ﬁxed parameter. If there is more than one fulﬁlling variable, the
clause node does not send out any events. The break counters are
reset after each event from the internal oscillator.
An unfulﬁlled clause node thus always chooses to ﬂip the
variable with minimal break count (with ties resolved according
to a ﬁxed variable ordering). The skipping of some break events
implements a ‘softening’ of this hard minimum function. This ﬂip
heuristic is deterministic and simpler than the heuristic employed
by standard probSAT.
We also implement a functional replacement of the random
reinitialization: if after nmax variable updates, no solution has
been found, all literals receive a ‘ﬂip’ message. This is not a
random reinitialization, but it is a method of forcing the
algorithm into a distant part of the solution space.
We compare the performance of the network to that of the
standard (sequential) probSAT algorithm15. Our aim here is to
show that the modiﬁcations we introduced to tailor probSAT to
our architecture have not degraded its performance. We evaluate
the network performance in several different cases: The ‘ideal’
case where events are transmitted instantly and never lost; and a
‘non-ideal’ case where events have a delay uniformly distributed
between 0 and 10% of the node oscillation period and a 10%
chance to get lost completely. The non-ideal case simulates the
imperfections of an actual physical implementation where event
delivery is neither instantaneous nor guaranteed. We also
consider the case in which nodes update at a pseudo-random
order, which is equivalent to having the oscillator in each
node generate a Poisson instead of a periodic event train. This
pseudo-random update ordering more closely matches the
pseudo-random selection of unsatisﬁed clauses in the standard
probSAT algorithm.
As benchmarks, we use uniform-randomly generated 3-, 4- and
5-SAT instances of various sizes and (in the case of 4- and 5-SAT)
with various clause densities a (the ratio of clauses to variables).
Different values of a have been shown to correspond to different
geometrical organizations of the solution space17; we have chosen
the values of a so that they lie in the different hard regimes.
We cannot give a comparison with state-of-the-art benchmarks
because our software simulator is only able to simulate 10 cycles
for each node per second if used to simulate networks
implementing large modern benchmarks. On the basis of the
solution times of standard probSAT, 106–109 cycles are needed to
solve a single modern benchmark problem (that is, 1–1,000 days
to simulate the corresponding network). As an alternative, we
evaluate the performance on various problem sizes to ensure that
the network performance scales equally well as standard
probSAT.
Figure 3 shows the median number of variable ﬂips required to
reach the solution; this measure shows the effectiveness of a SLS
algorithm in an implementation independent way. The various
implementations of probSAT show very similar scaling behaviour
in all cases; it is therefore reasonable to assume that for large
problems the network performs as well as the standard algorithm
in terms of number of ﬂips to solution. To match the 1–10
Mega-Flips per second that a standard current CPU achieves
when running probSAT, each node in our network version would
need an analogue oscillator of frequency around 2MHz (in the
network, approximately ﬁve ﬂips happen each cycle due to
parallelism).
A potential bottleneck in our proposed hardware architecture
is the event routing fabric. We can calculate the approximate
routing rate necessary to match the standard implementation of
probSAT by dividing the number of events to solution (Fig. 3) by
the median runtime of standard probSAT, which was 10ms for
the hardest 4-SAT problems. This yields a required combined
event routing rate of around 100 billion events per second. Note
that a single event generated by a node is typically dispatched to
multiple nodes. An event generated by a node is thus typically
split into multiple events, each targeting a single node. Each of
these ‘split’ events is separately counted when calculating the
required event rate. A 100 billion events per second rate can be
achieved if the highly local nature of node communication (which
reﬂects the local nature of the constraint graph) is exploited by a
parallel event routing scheme, and if the event routing scheme
supports multi-casting that allows a single source event to be
efﬁciently routed to multiple destinations.
Using this approach, we can make similar statements with
respect to other SAT solvers: at what oscillation rate and event
routing rate need our architecture be implemented to match the
solution times of other solvers on sample problems (in this case,
C1 internal states:
C2 internal states:
Current states of Lx, Ly, Lz
Current states of Lx, Ly, Lz
Desired states of Lx, Ly, Lz
Desired states of Lx, Ly, Lz
Break counters Bx, By, Bz
Break counters Bx, By, Bz
Bx:+ Bx:+
By:+ By:+
Bz:+
Bx:+
By:+
Bz:+
Bx:+
By:+
Bz:+
Bz:+
Lx:0 Lx:1 Ly:0 Ly:1 Lz:0 Lz:1 Lx:F Ly:F Lz:F
Lx:0 Lx:1 Ly:0 Ly:1 Lz:0 Lz:1 Lx:F Ly:F Lz:F
0 1 0 1 0 1 0 1
V1 V2 V3 V4
Figure 2 | Sample network implementing probSAT. Network
corresponding to the example SAT problem C14C2 where
C1¼ (V13V23:V3) and C2¼ (V23V33V4). For the constraints C1 and
C2, the squares at the edge of the box indicate input ports (blue) and
output ports (red). Events are routed along the arrows. Each unfulﬁlled
constraint node periodically choose a variable in its domain to ﬂip. The
chosen variable is the one with the lowest break count, that is, the variable
that will cause the smallest number of other clauses/constraints to be
unfulﬁlled when ﬂipped. A constraint node updates its break counters based
on the events it receives from other constraint nodes that have one or more
variables with opposite polarity in common.
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however, the comparison does not say anything about solution
times on bigger problems, because there is no structural similarity
between the solvers). For two other well-known solvers, minisat18
and survey propagation19, we study the solution times of the
hardest 4-SAT problems (for smaller problems the overhead
starting the solvers would skew results unfairly in our favour); in
the case of survey propagation, we only took into account the
times to correctly converged solutions. Unsurprisingly, probSAT
is somewhat faster; to match minisat on these problems, we
require an average oscillator frequency of 0.2 kHz and an event
routing rate of 0.1 billion events per second, and to match survey
propagation, an oscillator frequency of 0.4MHz and a 20 billion
events per second event routing rate is needed.
Surprisingly, the non-ideal network performs better than the
ideal one. Losing/delaying events might increase network
efﬁciency by making it more exploratory as clauses now have
imperfect information about the state of the variable nodes. The
comparison between the pseudo-random update ordering and the
ordering induced by the incommensurable oscillators shows that
a pseudo-random ordering is slightly more efﬁcient.
The architecture we present in this paper is well suited for
implementing SLS algorithms such as probSAT as it can exploit
the non-repeating phase relations among the incommensurable
oscillators as a source of non-repeating noise that drives the
search. Local search algorithms are typically incomplete, that is,
they cannot prove that a solution does not exist for unsatisﬁable
formulae. In Supplementary Fig.1 and Supplementary Note1, we
describe how a complete SAT algorithm can be mapped to the
proposed architecture. We use an algorithm that is custom
tailored to the architecture and that combines an SLS-like search
inspired by probSAT with a systematic pruning of the SAT
solution tree. The network of nodes implementing the complete
algorithm is guaranteed to either ﬁnd a solution or to generate an
event indicating that the problem is unsatisﬁable. One disadvan-
tage of this complete algorithm is that it requires certain events to
be globally routed to all nodes, thus degrading the efﬁciency of
any parallel event routing scheme that seeks to exploit the local
nature of internode communication. These global events are a
reﬂection of the typically centralized and sequential nature of
complete algorithms.
The network of nodes implementing the complete algorithm is
not as efﬁcient as the network implementing the probSAT algorithm
when solving satisﬁable K-SAT instances. This is illustrated in
Fig. 4a where the complete algorithm takes signiﬁcantly more cycles
to ﬁnd a solution. Although not as efﬁcient as the probSAT network,
the network implementing the complete algorithm can detect that a
problem is unsatisﬁable as shown in Fig. 4b.
Graph colouring problems. A k-colouring for an undirected
graph G with vertices V(G) and a set of edges E(G) is a map
f:V(G)-{1, 2,y, k}. In the graph colouring problem, the goal is
to ﬁnd a proper k-colouring f0 of G where f0(x)af0(y) for all
{x,y}AE(G).
To solve a k-colouring problem, we map each vertex in the
graph to a network node with k input ports and k output ports as
shown in Fig. 5. Whenever the internal oscillator in a node/vertex
generates an event, the node advertises its colour by generating an
event on one of the k output ports. Events from a node/vertex are
routed to all its neighbours in the graph. Each node maintains k
counters that count how many of its neighbours have a particular
colour. These counters are incremented when a node receives
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Figure 3 | Performance of the network implementation of probSAT. (a)–(d) Median ﬂips and median events to solution on 3-, 4-, and 5-SATproblems for
different solution strategies: for standard probSAT (standard), networks with instantaneous and guaranteed event delivery (id.), networks with event loss and
delays (nonid.), networks where node event generation is periodic (osc.) and networks where node event generation is Poissonian (random). Error bars show
ﬁrst and third quartiles (that is, half of the data lies within the error bars). Black solid lines show 3-SAT (nvarA[50,100,200]), blue-dashed lines show 4-SAT
(nvarA[15,30,60,120]) and red-dash-dotted lines show 5-SAT (nvarA[15,30,60]). To avoid overlap, some data points are slightly shifted along the x axis. The
clause densities, a3,a4,a5 used for 3-, 4-, and 5-SAT, respectively, are shown on the plots. For 4- and 5-SAT, two different caluse density values were tested,
corresponding to different geometrical arrangements of the solution spaces (no multiple regimes exist for 3-SAT)17. Each data point was obtained by solving 100
instances. Note the logarithmic scales on both axes. Standard probSAT and our network implementation scale similarly well with the problem size.
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events from its neighbours. At an internal oscillator event, if the
counter corresponding to the current node colour is non-zero
(one of the neighbours has the same colour), the node chooses a
different colour. If the internal Boolean variable, ‘heuristic’, is
true, the node chooses the colour with the fewest conﬂicts
(smallest neighbour count). If ‘heuristic’ is false, the node chooses
the next colour in a ﬁxed arbitrary ordering of colours. The node
then resets the k counters, ﬂips the ‘heuristic’ binary variable and
generates an event to advertise its colour. A min conﬂict heuristic
thus alternates with a heuristic-free scheme to update a
conﬂicting node each cycle.
We assessed the performance of this algorithm on several
k-colouring problems of intermediate difﬁculty (Table 1) taken
from ref. 20 in which a different massively parallel colouring
algorithm (gravitational swarm intelligence) was assessed. As in
the previous section on Boolean satisﬁability, we cannot attempt
state-of-the-art-sized problems since the software simulation of a
large network takes an infeasibly long time. In terms of average
numbers of oscillation cycles to solution, the network compares
favourably with gravitational swarm intelligence20.
Prototype VLSI implementation. The prototype VLSI chip that
implements a version of the architecture described in this paper is
composed of a two-dimensional array of binary nodes that
communicate using events. The problem of transmission and
routing of asynchronous events has been thoroughly investigated
in the neuromorphic engineering literature21,22. An elegant
solution uses the address-event representation (AER) protocol.
When a node generates an event on one of its output ports, it
executes a handshake protocol with the ‘output AER interface’.
The ‘output AER interface’ encodes the address of the output port
on which the event was generated and transmits the address
off-chip using an output bus that has log2(Kout) lines. Kout is the
number of possible event sources (the output ports of all the
nodes). The array has Kin possible event targets (the input ports of
the nodes), if an event is to be sent to one of these targets, the
target address is sent to the ‘input AER interface’ on a bus that
has log2(Kin) lines. The ‘input AER interface’ decodes the address
and sends an event to the target element by simultaneously
activating the correct row and column in the array.
The two-dimensional array on the chip comprises 64*32 binary
nodes/variables, that is, nodes/variables with two output ports as
shown in Fig. 6a. The chip can be conﬁgured so that two, three or
four adjacent variables are merged together to realize four-,
six- or eight-valued variables, respectively. An n-valued variable
(nA{2,4,6,8}) has n output ports and n possible internal states and
has 2n 1 input ports. Physically, a variable has n digital input
lines on which it receives an n-bit binary word encoding the index
of the input port receiving the event. The details of the chip nodes
are given in the methods section. An off-chip event router
implemented on a ﬁeld programmable gate array communicates
with the output and input AER interfaces to route events from
nodes/variables output ports to input ports according to a
programmable routing table as shown in Fig. 6b.
The analogue oscillator in each node is realized using an
analogue integrate and ﬁre neuron23 receiving constant current
injection. In the methods section, we describe the frequency
distribution of the on-chip nodes and analyse internode phase
coherence. The node oscillators have different frequencies but
there is minor coupling between them which, however, does not
amount to phase locking. The exploration of different phase
relations, which is crucial to the search scheme employed by the
architecture, thus remains intact.
Using the node logic on the prototype chip, we implemented a
3-SAT algorithm, which is based on the algorithm from ref. 24. At
the end of a cycle, an unfulﬁlled clause sends an event to ﬂip the
last variable in its domain to generate an event. Due to the
continuously changing phase relations, an unfulﬁlled clause
effectively chooses almost at random a variable to ﬂip similar to
the algorithm in ref. 24. Details of implementing this algorithm on
the hardware prototype are given in the methods section. Figure 7a
shows a histogram of the average number of oscillation cycles
needed to ﬁnd the solution of an example 3-SAT problem.
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The hardware prototype can solve graph colouring problems
with up to eight colours. A k-colour node/vertex advertises its
colour by generating an event on one of its k output ports at the
end of its internal cycle (when its internal oscillator generates an
event). This event is routed to all its neighbouring nodes/vertices
in the graph, which causes these nodes to take a colour that is
different from the advertised colour. Details of the graph
colouring algorithm implemented on the prototype chip are
given in the methods section. One difﬁcult graph for this
architecture is the ‘5 5 queen’ graph whose solution is
equivalent to ﬁnding the non-interfering positions of 5 queens
on a 5 5 chess board. The average number of cycles needed to
ﬁnd a solution is shown in Fig. 7b.
Discussion
CSPs have often been examined through the lens of statistical
physics25,26. Within the framework of statistical physics, a CSP is
formulated as a distributed system that seeks to minimize the
number of frustrated interactions (violated constraints) between
its elements. Direct analogies can be established between the
ground energy states of physical systems (where frustrated
interactions are at a minimum) and solutions to CSPs27. The
architecture we describe in this paper is fundamentally different
from the systems analysed in the framework of statistical physics,
yet it captures some of the general features of such systems: the
architecture makes use of a large number of locally interacting
elements that mutually constrain each other so that the system as
a whole tries to go to states where the number of frustrated
interactions is at a minimum.
The most distinguishing feature of our system is the
mechanism used to explore the solution space. In lieu of random
ﬂuctuations, the continuously changing phase relations between
incommensurable oscillators are a source of non-repeating
ﬂuctuations that can be easily exploited in our event-based
architecture to realize efﬁcient search algorithms. Pseudo-random
number generators (PRNGs) could have been used to drive the
search. Even assuming we could implement an efﬁcient PRNG
with a per-node complexity equivalent to an analogue oscillator,
PRNGs would require a clock. In each clock cycle, the PRNG
scheme could choose one variable/constraint to update at
random. This sequential scheme will fail to exploit the distributed
and highly local nature of many CSPs (a constraint involves only
few variables and a variable is part of only few constraints). This
distributed and local nature is precisely what we are trying
to exploit with the independent nodes running in parallel and
trying to attain consistency in their local neighbourhoods in the
constraint graph. The PRNG scheme could update multiple,
Table 1 | Performance of the graph colouring network.
Graph No. of vertices No. of edges Density K Number of
iterations (GSI)
Average number of
cycles (network)
Myciel7 191 2,360 0.13 8 302 145
Myciel6 95 755 0.17 7 92 31
Myciel5 47 236 0.21 6 97 19
Myciel4 23 71 0.28 5 25 3
Myciel3 11 20 0.36 4 21 2
David 87 986 0.21 11 208 95
Anna 138 812 0.21 11 300 8
Huck 74 662 0.22 11 84 8
Jean 80 508 0.16 10 165 16
Queen 5 5 25 160 0.53 5 302 NA
1_fullins_3 30 100 0.23 4 37 11
1_fullins_4 93 593 0.14 5 76 366
1_fullins_5 282 3,247 0.08 6 222 1,593
2_fullins_3 52 201 0.15 5 67 47
2_fullins_4 212 1,621 0.07 6 176 120
Miles_250 128 387 0.04 8 317 2,021
GSI, gravitational swarm intelligence; NA, not available.
Number of cycles to convergence on common k-colouring benchmarks20 of our network and a massively parallel algorithm20. Each number in the network column is an average of four runs with redrawn
oscillator frequencies; one run for the queens graph did not converge in 105 cycles (the other runs averaged 530 steps to convergence). Bold entries indicate better performance.
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Figure 6 | Prototype chip and test system. (a) Layout of the minimum size (2*3mm) prototype chip fabricated using a 180-nm complementary
metal-oxide semiconductor process that implements the architecture described in this paper. The 64*32 node array in the middle is surrounded on
three sides by the digital asynchronous AER interfaces. An externally programmable bias generation block generates the analogue biases needed by the
analogue oscillators. (b) The test system. An off-chip event router implemented on a ﬁeld programmable gate array communicates with the chip AER
interfaces to route events from output ports to input ports.
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randomly chosen, variables/constraints per clock cycle. Such
batch updates would go against the idea of probSAT, and SLS
algorithms in general, which make local moves that change only
one variable at a time and propagate its new value before
updating the next variable. Since nodes in a distributed
architecture need to communicate, by having them communicate
in an event-based manner at times governed by simple local
analogue oscillators, we obtain (almost for free) non-repeating
ﬂuctuations that could be easily exploited to drive a stochastic-
like search.
While the architecture is general enough to allow the
instantiation of various algorithms for solving CSPs, it is best
suited to implementing algorithms of the local search variety in
which each variable is iteratively updated based only on local
information, that is, based on the state of the constraints in which
it is involved.
The digital event-based nature of node communication is key
to the architecture’s scalability and conﬁgurability. These digital
pulses can be transmitted and routed using a digital fabric that
links together a large number of nodes. In the prototype chip,
event routing is done off-chip in a serial manner on a ﬁeld
programmable gate array board28. This introduces a serial
bottleneck in the otherwise massively parallel operation
of the architecture. This serial bottleneck must be eliminated to
reap the advantages of the massively parallel operation
of the distributed architecture. A distributed event routing
architecture that exploits the local nature of event
communication (which reﬂects the local nature of the
constraint graphs of many relevant problems) to route events in
parallel in multiple local domain is necessary. Conﬁgurable and
parallel AER routing fabrics have been proposed for use in large-
scale neuromorphic systems29,30 and could be directly adapted
for use in an implementation of the described architecture. As
shown when solving SAT problems, the architecture is robust to
event delays and lost events that relaxes the requirements on the
event routing fabric.
In simulation, we showed for the case of random SAT
problems that the proposed architecture can run at a surprisingly
slow mean oscillation frequency (around 2MHz) and still attain
a time to solution that is comparable to a CPU running at
three orders of magnitude higher clock rate. The simple logic
operations in the constraint and literal nodes can certainly run at
such slow frequencies. These results indicate that the proposed
architecture is a more efﬁcient approach to solving SAT problems
than conventional CPUs.
Algorithms for solving CSPs are often conceived with the
digital von Neumann model of computation in mind. The results
presented in this paper highlight an alternative approach that
starts with no prior assumptions about the computational model,
and seeks to exploit the physical characteristics of the underlying
substrate in order to ﬁnd a solution tailored to the computational
problem at hand. In our case, we exploited the natural
incommensurability of physical analogue oscillators to derive a
distributed novel algorithm for solving CSPs. The resulting
physical algorithms naturally admit an efﬁcient implementation
on the physical substrate that underlies their derivation. The
computing architectures developed using this bottom-up
approach, such as the VLSI device we present in this paper, have
the potential to achieve considerable performance gains in their
target problems compared with conventional purely digital
approaches31.
Methods
Description of the chip node. When an n-valued chip node (nA{2,4,6,8}) receives
an event on one of its 2n 1 input ports, say port i, The 1s in the binary
representation of i denote the allowable internal states that the variable can take.
The node has n possible internal states and an event on one of the 2n 1 input
ports can thus decide which non-empty subset of these states are allowed. If
multiple states are allowed, the variable stays at its current state if the current state
is one of the allowed states, otherwise it goes to the lowest index allowed state.
Let i(p) be the pth bit of i where indexing starts at 1, the state update function
f is thus:
fHW i; sð Þ ¼
s if i sð Þ ¼ 1 or i ¼ 0
p if i sð Þ ¼ 0 and i pð Þ ¼ 1 and i jð Þ ¼ 0ð Þ for j ¼ 1; 2; . . . ; p 1
 ð3Þ
The node/variable generates an event only when it receives an event from the
internal oscillator on port 0. The event is generated on the port corresponding to
the currents state. The event routing function g is:
gHW i; sð Þ ¼ s if i ¼ 00 otherwise

: ð4Þ
Frequency distribution of chip nodes and internode coherence. Figure 8a
shows the frequency distribution of the 2,048 on-chip nodes. Due to transistor
mismatch, the different neuron circuits have different natural oscillation fre-
quencies for the same current injection. Since the oscillation frequencies are real
numbers drawn from a probability distribution arising from the variability inherent
in the fabrication process, it is impossible for an oscillator to have a natural
frequency that is a rational multiple of another’s. Coupling between the oscillators,
however, could cause two oscillators with nearby frequencies to lock and effectively
have the same frequency. To uncover possible synchronization phenomena among
the oscillators, we use the mean phase coherence (MPC) measure, which for two
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Figure 7 | Performance of the prototype chip. (b) Histogram of the number of oscillation cycles (averaged over all nodes) needed by the chip to
ﬁnd the solution of a 3-SATproblem with 50 variables and 218 clauses over 1,000 trials. (b) Histogram of the number of oscillation cycles (averaged over all
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waveforms with instantaneous phases f1(t) and f2(t) is deﬁned as:
MPC f1 tð Þ;f2 tð Þð Þ ¼
1
T
Z
T
ej f1 tð Þf2 tð Þð Þdt

 ð5Þ
We turned on all 2,048 oscillators and assumed the phase changes linearly from 0
to 2p between successive events from an oscillator. We calculated the MPC for each
pair of oscillators and the distribution of MPC values is shown in Fig. 8b (red line).
In equation (5), we used a time discretization of 0.1ms and an integration time of
18 s. We randomly generated 2,048 double-precision frequencies from a Gaussian
distribution having the same mean and variance as the frequency distribution on
the chip and generated an artiﬁcial constant-frequency waveform for each of these
artiﬁcial frequencies. Using the same time discretization and total integration time
in equation (5), we evaluated the distribution of MPC values for all possible pairs of
the artiﬁcial constant-frequency waveforms. Ideally, all these MPC values would be
zero, but as shown in Fig. 8b, due to discretization and ﬁnite integration time, these
uncoupled artiﬁcial waveforms have non-zero MPC values. The oscillators on the
chip are more synchronized compared with the ideal case (uncoupled oscillators)
as evidenced by the heavier tail of their MPC distribution. Oscillator coupling is a
potentially serious problem as it compromises the exploration of all possible phase
relations, which is key to the exploration of the solution space. Most pairs of
on-chip oscillators, however, exhibit very low MPC values that are on par with the
MPC values for uncoupled oscillators. Maximum MPC value was 0.34 so no phase
locking was observed.
Mapping 3-SAT problems to the hardware prototype. Each problem variable is
represented by one binary node and each 3-SAT constraint/clause is represented by
a four-valued node. An event from the 1 port or the 2 port of a binary variable/
node denotes that the variable value is 0 or 1, respectively. The constraint/clause
node is in state 4 if the constraint is fulﬁlled, otherwise its state (1 or 2 or 3)
denotes which literal in the constraint last emitted an event. Consider a 3-SAT
constraint C1¼ (L13L23:L3). Events from port 2 of variables/nodes L1 and
L2 and events from port 1 of L3 should put the C1 node at state 4 (constraint
fulﬁlled). A complementary event, that is, an event that does not cause the
constraint to be fulﬁlled (for example, an event from port 2 of L3) should do
nothing if the constraint is fulﬁlled as we assume one, or both, of the other two
variables fulﬁl the constraint. However, if the constraint is not fulﬁlled, a com-
plementary event from the kth variable in the constraint should put the constraint
node in state k.
When the constraint node advertises its state by an event, events from ports 1, 2
or 3 should set the ﬁrst, second or third variable, respectively, to a constraint-
fulﬁlling state. In the scheme described so far, when a constraint node is fulﬁlled
(in state 4), events from the variables will never move it away from the fulﬁlled
state. To address this, whenever the constraint node generates an event on port 4,
this event is routed back to the constraint node and moves it to an arbitrary
unfulﬁlled state (we arbitrarily choose state 3). Thus, within each oscillation cycle
of the constraint node, the node has to receive a constraint-fulﬁlling event from one
of its variables to go to state 4 and not to generate an event at the end of the
oscillation cycle that forces one of these variables to fulﬁl the constraint. The
constraint nodes were picked from among the nodes with the lowest oscillation
frequencies. The globally optimal solution is thus stable as the variable(s) fulﬁlling a
constraint will always be able to generate at least one event that puts the constraint
node in a fulﬁlled state during each cycle of the constraint node.
The above scheme is implemented by routing events according to Fig. 9a.
Events from variable nodes cannot dislodge a constraint node from the fulﬁlled
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Figure 9 | Implementing 3-SAT problems and graph colouring problems on the prototype chip. (a) Network implementing the 3-SAT problem C14C2
where C1¼ (L13L23:L3) and C2¼ (L23L33L4). Numbered squares indicate the output ports and, indirectly, the input ports of a variable and arrows
indicate how events are routed. For example, events from port 1 of L1 go to input port 9(‘1001’ in binary) of C1 that instructs C1 to go to state 4 or state 1.
Events from port 2 of L1 go to port 8 of C1 that instructs C1 to go to state 4. (b) Implementation of a four-colour graph vertex using two four-valued chip
nodes that are coupled so that an event from port 1, 2, 3 or 4 of one chip node puts the other node in state 4, 3, 2 or 1, respectively. This vertex receives
events from other vertices that go to the exclude input ports of the two chip nodes (red-dashed lines). For example, an event arriving on the one-exclude
input port goes to port 14(binary ‘1110’) on the ‘main’ chip node and port 7(binary ‘0111’) on the ‘helper’ chip node.
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state or state 4. Note that state 4 of a constraint node is the lowest priority state
according to the state update function in equation (2) so an input event to a
constraint node that encodes that state 4 and state k (kA{1,2,3}) are allowed will
always put the constraint node in state k, if it was not already at state 4. If a variable
appears with the same sign in multiple constraints (negated or non-negated in all of
them), an event generated by one of these constraint nodes that forces this
common variable to go to a fulﬁlling state will automatically fulﬁl the other
constraints as well so we route such events to the other constraints so as to move
them to the fulﬁlled state as shown in Fig. 9a and prevent them from unnecessarily
ﬂipping other variables. This scheme for solving 3-SAT is less powerful than the
probSAT-based approach described before. At the end of the cycle of an unfulﬁlled
constraint node, the constraint node simply ﬂips the last variable in its domain to
generate an event. Due to the continuously shifting phase relations, the choice of
which variable to ﬂip is done almost at random with no regard for how many other
constraints would be violated due to this ﬂip.
Mapping graph colouring problems to the hardware prototype. To solve a
graph colouring problem on the prototype chip, we can use a simple scheme where
a graph vertex is represented by a chip node and events from port p of a node
(which indicates that the node is in state/colour p) go to input port 2n 1 2p 1
(all 1s binary string except at position p; p index starts from 1) of all adjacent
nodes/vertices in the graph. We call these input ports the p-exclude input ports as
receiving an event on them instructs the node to go to any state except p, thereby
enforcing the constraint. However, this scheme will not work since a node always
goes to an allowed state that has the lowest index when responding to an exclude
event (equation (3)). All the nodes would thus quickly get stuck in the 1 and 2
states as the one-exclude and two-exclude events that the nodes send to each other
will not be able to move any node out of these 2 states. We use the more elaborate
scheme shown in Fig. 9b where two four-valued chip nodes are used to implement
one four-valued graph vertex. The value of this graph vertex is index of the last
event emitted by the ‘main’ chip node.
Pairwise inequality constraints are implemented by routing events from the
i-exclude output port of one vertex to the i-exclude input port of the other vertex.
Assume a vertex has value 1, that is, the state of the main (helper) chip nodes
are 1 (4). The state/colour of this vertex will only change if it receives an event
on the one-exclude port. In that case, the ‘main’ and ‘helper’ chip nodes go to states
2 and 1, respectively, since these are the lowest index allowed states in the two
chip nodes. The two chip nodes now have inconsistent states and whichever of
them generates an event ﬁrst forces the other node to switch its state; for example,
if the ‘helper’ node generates an event ﬁrst, it forces the ‘main’ node to take state 4.
A one-exclude input event effectively has a 50% chance of moving this graph node
to state 2 and a 50% chance to move it to state 4 due to the irregular phase
relations.
The scheme can be extended to six- and eight-valued vertices using three
six-valued and four eight-valued chip nodes, respectively, to represent a single
graph vertex and it is straightforward to show that using this scheme, the network
representing the colouring graph always uses all available colours. Three-, ﬁve- and
seven-colouring problems can be implemented by adjusting the even colour
schemes so that events are routed to input ports that exclude both the colour/index
of the source output port, as well as the highest index/colour that will then be
unused.
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